Implementation of the Hardware Circuit for Big Integer Divider

WANG Deming; LUO Kaiqing

doi:10.6054/j.jscnun.2020069

Journal of South China Normal University (Natural Science Edition) > 2020 > 52(4): 114-119. > DOI: 10.6054/j.jscnun.2020069

WANG Deming, LUO Kaiqing. Implementation of the Hardware Circuit for Big Integer Divider[J]. Journal of South China Normal University (Natural Science Edition), 2020, 52(4): 114-119. DOI: 10.6054/j.jscnun.2020069

Citation:

PDF (1970 KB)

Implementation of the Hardware Circuit for Big Integer Divider

WANG Deming,
LUO Kaiqing^,

School of Physics and Telecommunication Engineering, South China Normal University//Guangdong Provincial R&D Center for Cardiovascular Individual Medicine & Big Data, Guangzhou 510006, China

More Information

Received Date: March 16, 2020
Available Online: March 21, 2021

Graphical Abstract

Abstract

Abstract

In order to speed up the operation of traditional large integer division algorithm, a fast low-power algorithm is proposed for big integer division, which is suitable for hardware implementation, and a hardware circuit for the low-power divider is designed. Two big integers are stored in independent random-access memories and combined with the controller and the state machine to realize high-speed data reading and calculation. The proposed divider has the characteristics of high speed and low power consumption. The circuit can support multiple bit width division and modulus calculation as well as up to 4096-bit dividend and 2048-bit divisor. The proposed divider is evaluated and verified using a 130 nm CMOS process in the aspects of area, power consumption and speed. As the results show, the maximum frequency is 125 MHz, the area of the divider is 0.12 mm² and the power consumption is 10 μw/MHz.
- divider,
- big integer,
- VLSI circuit

FullText(HTML)

References (13)

References

[1]	JUANG T B, CHEN S H, LI S M. A novel VLSI iterative divider architecture for fast quotient generation[C]//Proceedings of IEEE International Symposium on Circuits and Systems. Seattle, WA: IEEE, 2008: 3358-3361.
[2]	AMARICAI A, BONCALO O. Implementation of very high radix division in FPGAs[J]. Electronics Letters, 2012, 48(18):1107-1109. doi: 10.1049/el.2012.0721
[3]	SANTAMBROGIO M D, STEFANELLI R. A new compact SD2 positive integer triangular array division circuit[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2011, 19(1):42-51. doi: 10.1109/TVLSI.2009.2030573
[4]	LIU W, NANNARELLI A. Power efficient division and square root unit[J]. IEEE Transactions on Computers, 2012, 61(8):1059-1070. doi: 10.1109/TC.2012.82
[5]	LANG T, NANNARELLI A. A radix-10 digit-recurrence division unit:algorithm and architecture[J].IEEE Transa-ctions on Computers, 2007, 56(6):727-739. doi: 10.1109/TC.2007.1038
[6]	SUTTER G D, DESCHAMPS J P, IMANA J L. Modular multiplication and exponentiation architectures for fast RSA cryptosystem based on digit serial computation[J]. IEEE Transactions on Industrial Electronics, 2011, 58(7):3101-3109. doi: 10.1109/TIE.2010.2080653
[7]	EBERGEN J, JAMADAGNI N. Radix-2 division algorithms with an over-redundant digit set[J]. IEEE Transa-ctions on Computers, 2015, 64(9):2652-2663. doi: 10.1109/TC.2014.2366738
[8]	BRUGUERA J D. Low latency floating-point division and square root unit[J]. IEEE Transactions on Computers, 2020, 69(2):274-287. doi: 10.1109/TC.2019.2947899
[9]	SAHA P, KUMAR D, BHATTACHARYYA P, et al. Vedic division methodology for high-speed very large scale integration applications[J]. The Journal of Engineering, 2014, 2014(2):51-59. doi: 10.1049/joe.2013.0213
[10]	SCHWARZ E M, FLYNN M. Parallel high-radix nonrestoring division[J]. IEEE Transactions on Computers, 1993, 42(10):1234-1246. doi: 10.1109/12.257709
[11]	FINKENZELLER K. RFID handbook: fundamentals and applications in contactless smart cards and identification[M]. 2nd ed. West Sussex, UK: John Wiely & Sons Ltd, 2003.
[12]	AMANOLLAHI S, JABERIPUR G. Energy-efficient VLSI realization of binary64 division with redundant number systems[J]. IEEE Transactions on Very Large Scale Integration Systems, 2017, 25(3):954-961. doi: 10.1109/TVLSI.2016.2604346
[13]	NANNARELLI A. Performance/Power space exploration for binary64 division units[J]. IEEE Transactions on Computers, 2016, 65(5):1671-1677. doi: 10.1109/TC.2015.2448097

Cited By

Cited by

Periodical cited type(1)

肖世伟，李承凯，杨美娜，冯祥虎，孙国萃，杜军. MIPS指令集的流水线CPU模型机设计. 单片机与嵌入式系统应用. 2023(02): 15-18 .

Other cited types(1)

Get Citation

PDF

XML

Article views (1138) PDF downloads (88) Cited by(2)

Turn off MathJax

Article Contents

Abstract

References

Implementation of the Hardware Circuit for Big Integer Divider

Abstract

References

Cited by

Periodical cited type(1)

Other cited types(1)

Catalog

Export File

Citation

Format

Content